Efficient Use Of Time And Hardware Redundancy For Concurrent Error Detection In A 32-Bit Vlsi Adder

Files
EFFICI_1.PDF (768.03 KB)
Date
2023
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Description
Keywords
Citation
URI
https://digitallibrary.mes.ac.in/handle/1/7258
Collections
ELECTRONICS AND COMPUTER SCIENCE