Efficient Use Of Time And Hardware Redundancy For Concurrent Error Detection In A 32-Bit Vlsi Adder
Efficient Use Of Time And Hardware Redundancy For Concurrent Error Detection In A 32-Bit Vlsi Adder
| dc.date.accessioned | 2023-09-21T06:56:32Z | |
| dc.date.available | 2023-09-21T06:56:32Z | |
| dc.date.issued | 2023 | |
| dc.identifier.uri | https://digitallibrary.mes.ac.in/handle/1/7258 | |
| dc.title | Efficient Use Of Time And Hardware Redundancy For Concurrent Error Detection In A 32-Bit Vlsi Adder | |
| dspace.entity.type |
Files
Original bundle
1 - 1 of 1
No Thumbnail Available
- Name:
- EFFICI_1.PDF
- Size:
- 768.03 KB
- Format:
- Adobe Portable Document Format
- Description: